





8224 CLOCK GENERATOR AND DRIVER FOR 8080A CPU

- Single Chip Clock Generator/Driver for 8080A CPU
 - Power-Up Reset for CPU
 - Ready Synchronizing Flip-Flop
 - Advanced Status Strobe
 - Oscillator Output for External System Timing
 - Crystal Controlled for Stable System Operation
 - Reduces System Package Count
 - Available in EXPRESS - Standard Temperature Range
 - Available in 16-Lead Cerdip Package
- (See Packaging Spec, Order #231369)

The Intel® 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer to meet a variety of system speed requirements.

Also included are circuits to provide power-up reset, advance status strobe, and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.



RESIN	RESET INPUT
RESET	RESET OUTPUT
RDYIN	READY INPUT
READY	READY OUTPUT
SYNC	SYNC INPUT
STSTB	STATUS STB (ACTIVE LOW)
phi_1	8080
phi_2	CLOCKS

XTAL 1	CONNECTIONS FOR CRYSTAL
XTAL 2	
TANK	USED WITH OVERTONE XTAL
OSC	OSCILLATOR OUTPUT
phi_2 (TTL)	phi_2 CLK (TTL LEVEL)
VCC	+5V
VDD	+12V
GND	0V

Figure 1. Block Diagram

Figure 2. Pin Configuration

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to 150°C
 Supply Voltage, V_{CC} -0.5V to +7V
 Supply Voltage, V_{DD} -0.5V to +13.5V
 Input Voltage -1.5V to +7V
 Output Current 100mA

**NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = +5.0V ±5%, V_{DD} = +12V ±5%)

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
I _F	Input Current Loading			-.25	mA	V _F = .45V
I _R	Input Leakage Current			10	μA	V _R = 5.25V
V _C	Input Forward Clamp Voltage			1.0	V	I _C = -5mA
V _{IL}	Input "Low" Voltage			.8	V	V _{CC} = 5.0V
V _{IH}	Input "High" Voltage	2.6 2.0			V	Reset Input All Other Inputs
V _{IH} -V _{IL}	RESIN Input Hysteresis	.25			V	V _{CC} = 5.0V
V _{OL}	Output "Low" Voltage			.45	V	(ϕ_1, ϕ_2), Ready, Reset, STSTB I _{OL} = 2.5mA All Other Outputs I _{OL} = 15mA
				.45	V	
V _{OH}	Output "High" Voltage	9.4			V	I _{OH} = -100μA I _{OH} = -100μA I _{OH} = -1mA
	ϕ_1, ϕ_2	3.6			V	
	READY, RESET All Other Outputs	2.4			V	
I _{CC}	Power Supply Current			115	mA	
I _{DD}	Power Supply Current			12	mA	

Note: 1. For crystal frequencies of 18 MHz connect 510Ω registers between the X1 input and ground as well as the X2 input and ground to prevent oscillation at harmonic frequencies.

Crystal Requirements

- Tolerance: 0.005% at 0°C-70°C
- Resonance: Series (Fundamental)*
- Load Capacitance: 20-35 pF
- Equivalent Resistance: 75-20 ohms
- Power Dissipation (Min): 4 mW

*With tank circuit use 3rd overtone mode.


A.C. CHARACTERISTICS ($V_{CC} = +5.0V \pm 5\%$, $V_{DD} = +12.0V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$)

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	ϕ_1 Pulse Width	$\frac{2tcy}{9} - 20ns$			ns	$C_L = 20pF$ to $50pF$
$t_{\phi 2}$	ϕ_2 Pulse Width	$\frac{5tcy}{9} - 35ns$				
t_{D1}	ϕ_1 to ϕ_2 Delay	0				
t_{D2}	ϕ_2 to ϕ_1 Delay	$\frac{2tcy}{9} - 14ns$				
t_{D3}	ϕ_1 to ϕ_2 Delay	$\frac{2tcy}{9}$		$\frac{2tcy}{9} + 20ns$		
t_R	ϕ_1 and ϕ_2 Rise Time			20		
t_F	ϕ_1 and ϕ_2 Fall Time			20		
$t_{D\phi 2}$	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	ϕ_2 TTL, $C_L=30$ $R_1=300\Omega$ $R_2=600\Omega$
t_{DSS}	ϕ_2 to \overline{STSTB} Delay	$\frac{6tcy}{9} - 30ns$		$\frac{6tcy}{9}$		\overline{STSTB} , $C_L=15pF$ $R_1 = 2K$ $R_2 = 4K$
t_{PW}	\overline{STSTB} Pulse Width	$\frac{tcy}{9} - 15ns$				
t_{DRS}	RDYIN Setup Time to Status Strobe	$50ns - \frac{4tcy}{9}$				
t_{DRH}	RDYIN Hold Time After \overline{STSTB}	$\frac{4tcy}{9}$				
t_{DR}	RDYIN or RESIN to ϕ_2 Delay	$\frac{4tcy}{9} - 25ns$				Ready & Reset $C_L=10pF$ $R_1=2K$ $R_2=4K$
t_{CLK}	CLK Period		$\frac{tcy}{9}$			
f_{max}	Maximum Oscillating Frequency			27	MHz	
C_{in}	Input Capacitance			8	pF	$V_{CC}=+5.0V$ $V_{DD}=+12V$ $V_{BIAS}=2.5V$ $f=1MHz$


A.C. CHARACTERISTICS (Continued) (For $t_{CY} = 488.28 \text{ ns}$ ($T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = +5V \pm 5\%$, $V_{DD} = +12V \pm 5\%$))

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	ϕ_1 Pulse Width	89			ns	$t_{CY}=488.28\text{ns}$ ϕ_1 & ϕ_2 Loaded to $C_L = 20$ to 50pF
$t_{\phi 2}$	ϕ_2 Pulse Width	236			ns	
t_{D1}	Delay ϕ_1 to ϕ_2	0			ns	
t_{D2}	Delay ϕ_2 to ϕ_1	95			ns	
t_{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	109		129	ns	
t_r	Output Rise Time			20	ns	
t_f	Output Fall Time			20	ns	
t_{DSS}	ϕ_2 to $\overline{\text{STSTB}}$ Delay	296		326	ns	Ready & Reset Loaded to $2\text{mA}/10\text{pF}$ All measurements referenced to 1.5V unless specified otherwise.
$t_{D\phi 2}$	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	
t_{PW}	Status Strobe Pulse Width	40			ns	
t_{DRS}	RDYIN Setup Time to $\overline{\text{STSTB}}$	-167			ns	
t_{DRH}	RDYIN Hold Time after $\overline{\text{STSTB}}$	217			ns	
t_{DR}	READY or RESET to ϕ_2 Delay	192			ns	
f_{MAX}	Oscillator Frequency			18.432	MHz	


A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



WAVEFORMS



CLOCK HIGH AND LOW TIME (USING X1, X2)

